dp12rxss: xdprxss_hw.h File Reference

| dp12rxss Xilinx SDK Drivers API Documentation

- Overview
- Data Structures
- APIs
- File List
- Examples

Macros
xdprxss_hw.h File Reference

## Macros
#define | XDPRXSS_HW_H_
| Prevent circular inclusions by using protection macros. More...
#define | XDPRXSS_LINK_BW_SET_162GBPS XDP_RX_OVER_LINK_BW_SET_162GBPS
| 1.62 Gbps link rate. More...
#define | XDPRXSS_LINK_BW_SET_270GBPS XDP_RX_OVER_LINK_BW_SET_270GBPS
| 2.70 Gbps link rate. More...
#define | XDPRXSS_LINK_BW_SET_540GBPS XDP_RX_OVER_LINK_BW_SET_540GBPS
| 5.40 Gbps link rate. More...
#define | XDPRXSS_LANE_COUNT_SET_1 XDP_RX_OVER_LANE_COUNT_SET_1
| Lane count of 1. More...
#define | XDPRXSS_LANE_COUNT_SET_2 XDP_RX_OVER_LANE_COUNT_SET_2
| Lane count of 2. More...
#define | XDPRXSS_LANE_COUNT_SET_4 XDP_RX_OVER_LANE_COUNT_SET_4
| Lane count of 4. More...
#define | XDPRXSS_RX_PHY_CONFIG XDP_RX_PHY_CONFIG
| PHY reset and config. More...
#define | XDPRXSS_PHY_POWER_DOWN XDP_RX_PHY_POWER_DOWN
| PHY power down. More...
#define | XDPRXSS_MSA_HRES XDP_RX_MSA_HRES
| Number of active pixels per line (the horizontal resolution). More...
#define | XDPRXSS_MSA_VRES XDP_RX_MSA_VHEIGHT
| Number of active lines (the vertical resolution). More...
#define | XDPRXSS_NUM_STREAMS 4
| Maximum number of streams supported. More...
#define | XDPRXSS_MAX_NPORTS XDP_MAX_NPORTS
| Maximum number of RX ports. More...
#define | XDPRXSS_GUID_NBYTES XDP_GUID_NBYTES
| Number of bytes for GUID. More...
#define | XDPRXSS_TMRCTR_RST_VAL 100000000
| Timer Counter reset value. More...
Register access macro definition
#define | XDpRxSs_In32 Xil_In32
| Input Operations. More...
#define | XDpRxSs_Out32 Xil_Out32
| Output Operations. More...
#define | XDpRxSs_ReadReg(BaseAddress, RegOffset) XDpRxSs_In32((BaseAddress) + ((u32)RegOffset))
| This macro reads a value from a DisplayPort Receiver Subsystem register. More...
#define | XDpRxSs_WriteReg(BaseAddress, RegOffset, Data) XDpRxSs_Out32((BaseAddress) + ((u32)RegOffset), (u32)(Data))
| This macro writes a value to a DisplayPort Receiver Subsystem register. More...